



PULAN TECHNOLOGY CO., LIMITED


8205GN

Dual N-Channel High Density Trench MOSFET

| PRODUCT SUMMARY | | |
|------------------|----------------|--------------------------------|
| V _{DSS} | I _D | R _{D(on)} (m-ohm) Max |
| 20V | 4.3 | 30 @ V _{GS} = 4V |
| | 3.4 | 46 @ V _{GS} = 2.5V |

FEATURES

- Super high dense cell trench design for low R_{D(on)}.
- Rugged and reliable.
- Surface Mount package.



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|---|-----------------------------------|------------|------|
| Drain-Source Voltage | V _{DS} | 20 | V |
| Gate-Source Voltage | V _{GS} | ±12 | V |
| Drain Current-Continuous ^a @ T _A = 25 °C -Pulse ^b | I _D | 4.3 | A |
| | I _{DM} | 21.5 | A |
| Drain-Source Diode Forward Current ^a | I _S | 1.7 | A |
| Maximum Power Dissipation ^a | P _D | 1.25 | W |
| T _A =25 °C | | 0.75 | |
| Operating Junction and Storage Temperature Range | T _J , T _{STG} | -55 to 150 | °C |

THERMAL CHARACTERISTICS

| | | | |
|--|-------------------|-----|------|
| Thermal Resistance, Junction-to-Ambient ^a | R _{thJA} | 100 | °C/W |
|--|-------------------|-----|------|

Note :

a. Surface Mounted on FR4 Board , t ≤ 10sec .

b. Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ C$ unless otherwise noted)

| Parameter | Symbol | Condition | Min | Typ ^c | Max | Unit |
|---|--------------|---|-----|------------------|-----------|---------|
| OFF CHARACTERISTICS | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{GS} = 0V, I_D = 250\mu A$ | 20 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = 20V, V_{GS} = 0V$ | | 1 | | μA |
| Gate-Body Leakage | I_{GSS} | $V_{GS} = \pm 12V, V_{DS} = 0V$ | | | ± 100 | nA |
| ON CHARACTERISTICS^b | | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}, I_D = 250\mu A$ | 0.6 | 0.9 | 1.5 | V |
| Drain-Source On-State Resistance | $R_{DS(on)}$ | $V_{GS} = 4V, I_D = 4.3A$ | | 25 | 30 | m-ohm |
| | | $V_{GS} = 2.5V, I_D = 3.4A$ | | 34 | 46 | |
| DRAIN-SOURCE DIODE CHARACTERISTICS^b | | | | | | |
| Diode Forward Voltage | V_{SD} | $V_{GS} = 0V, I_S = 1.7A$ | | | 1.2 | V |
| DYNAMIC CHARACTERISTICS^c | | | | | | |
| Input Capacitance | C_{iss} | $V_{DS} = 8V, V_{GS} = 0V$ $f = 1.0MHz$ | | 550 | | pF |
| Output Capacitance | C_{oss} | | | 164 | | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 138 | | pF |
| SWITCHING CHARACTERISTICS^c | | | | | | |
| Turn-On Delay Time | $t_{D(ON)}$ | $V_{DD} = 10V, I_D = 1A$ $V_{GEN} = 4.5V$ $R_L = 10 \Omega$ $R_{GEN} = 6 \Omega$ | | 10 | | ns |
| Rise Time | t_r | | | 8.2 | | ns |
| Turn-Off Delay Time | $t_{D(OFF)}$ | | | 25 | | ns |
| Fall Time | t_f | | | 6.7 | | ns |
| Total Gate Charge | Q_g | $V_{DS} = 10V, I_D = 3A$ $V_{GS} = 4.5V$ | | 6.2 | | nC |
| Gate-Source Charge | Q_{gs} | | | 1.8 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 1.5 | | nC |

Note :

b. Pulse Test : Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Gate Charge




Figure 7. Maximum Safe Operating Area




Figure 8. Body Diode Forward Voltage Variation with Source Current





Figure 9. Switching Test Circuit and Switching Waveforms




Figure 10. Normalized Thermal Transient Impedance Curve